Skip to content
GitLab
Menu
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
Menu
Open sidebar
magic-lantern
magic-lantern
Commits
58b1e47fa975
Commit
b3026072
authored
Mar 04, 2019
by
alex@thinkpad
Browse files
QEMU: fixed TCM size info (broken in
df5696317de3
);
simplified condition for 946_PRBS size info --HG-- branch : qemu
parent
217383c7494a
Changes
1
Hide whitespace changes
Inline
Side-by-side
contrib/qemu/qemu-2.5.0.patch
View file @
58b1e47f
...
...
@@ -1005,10 +1005,10 @@ index 347998c..6265345 100644
}
diff --git a/target-arm/op_helper.c b/target-arm/op_helper.c
index 6cd54c8..
78d4c16
100644
index 6cd54c8..
055aaf7
100644
--- a/target-arm/op_helper.c
+++ b/target-arm/op_helper.c
@@ -474,6 +474,
201
@@
void HELPER(set_cp_reg)(CPUARMState *env, void *rip, uint32_t value)
@@ -474,6 +474,
199
@@
void HELPER(set_cp_reg)(CPUARMState *env, void *rip, uint32_t value)
ri->writefn(env, ri, value);
}
...
...
@@ -1106,8 +1106,7 @@ index 6cd54c8..78d4c16 100644
+ }
+
+ if (strncmp(ri->name, "946_PRBS", 8) == 0 &&
+ ri->cp == 15 && ri->crn == 6 && ri->opc1 == 0 && ri->opc2 == 0
+ && (value & 1))
+ (value & 1))
+ {
+ uint64_t base = value & 0xFFFFF000;
+ uint64_t size = 1ull << (((value >> 1) & 0x1F) + 1);
...
...
@@ -1120,8 +1119,7 @@ index 6cd54c8..78d4c16 100644
+ tlb_flush(CPU(cpu), 1);
+ }
+
+ if (strncmp(ri->name, "XSCALE", 6) == 0 &&
+ ri->cp == 15 && ri->crn == 9 && ri->crm == 1 && ri->opc1 == 0)
+ if (strcmp(ri->name+1, "TCM") == 0)
+ {
+ uint64_t base = value & 0xFFFFF000;
+ uint64_t size = 1ull << (((value >> 1) & 0x1F) + 9);
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment